# DDR12 Series



DC-DC CONVERTERS

Tracking Dual Output

**NEW Product** 



- Single compact module provides 25 A @ 2.5 V for  $\rm V_{ddq}$  supply and 8 A @ 1.25 V for  $\rm V_{tt}$  termination
- Tracking dual output voltages (1.25 V @ 8 A, 2.5 V @ 25 A)
- Output voltage remote sense (only on V<sub>dda</sub>)
- Sink capability for logic terminations
- Power good output signal
- Overvoltage protection
- Overcurrent protection
- Remote ON/OFF
- Available RoHS compliant

The dual output DDR12-25D08-AJ is specially designed to meet the power needs of double data rate memory DIMMS and associated memory control logic. The  $V_{tt}$  output tracks the  $V_{ddq}$  output, while the  $V_{tt}$  output can sink current as required by logic terminations. This converter offers typical efficiencies greater than 84% when operated at 50% load or greater. This model features a wide input range as well as trimmable output voltages. Remote sense on  $V_{ddq}$  and remote ON/OFF facilities are included as standard, and the converter is protected against over-current and over-voltage conditions.





All specifications are typical at nominal input, full load at 25 °C unless otherwise stated

**SPECIFICATIONS** 

# **OUTPUT SPECIFICATIONS - V<sub>ddq</sub>**

Voltage adjustability		2.32-2.75 Vdc
Output setpoint accuracy	Using 1% trim resistors	±2.5%
Line regulation	Low line to high line	±0.1%
Load regulation	Minimum load to full load	+0%/-1.0%
Cross regulation		±0.4%
Temperature Co-efficient		0.2 mV/°C
Ripple and noise (See Note 1)	5 Hz to 20 MHz	50 mV pk-pk
Transient response (See Note 2)	4 A/100 μs ±3	3.0% deviation
Overshoot	Nominal output at turn-on	2.0% max.
Undershoot		150 mV max.

#### **OUTPUT SPECIFICATIONS - V++**

Tracking Accuracy	Fracking Accuracy Measured at Converter Pins (=V <sub>ddq</sub> /2 - V <sub>tt</sub> )	
Ripple and noise (See Note 1)	5 Hz to 20 MHz	30 mV pk-pk
Transient response (See Note 2)	8 A/1 μs	±3.0% deviation

## **INPUT SPECIFICATIONS**

Input volta	ge range	Nominal 12 V	10.8-13.2 Vdc
Input curre	ent	Minimum load Remote OFF	400 mA 20 mA
Input curre	ent (max.)	(See Note 3)	9 A max. @ lo max.

### **INPUT SPECIFICATIONS - Contd.**

Input reflected ripple	(See Note 4)	100 mA (pk-pk)
Remote ON/OFF Logic compatibility ON OFF	Open o	collector ref to -input >2.0 Vdc <0.8 Vdc
Start-up time (See Note 5)	Power up Remote ON/OFF	<20 ms <20 ms

#### **EMC CHARACTERISTICS**

Electrostatic discharge EN61000-4-2, IEC801-2 Conducted immunity EN61000-4-2

#### **GENERAL SPECIFICATIONS**

Efficiency	$V_{ddq} = 2.5 \text{ V} $ $V_{tt} = 1.25 \text{ V}$	84% @ full load
Switching frequency (Fixed)	V <sub>ddq</sub> V <sub>tt</sub>	300 kHz typ. 300 kHz typ.
Approvals and standards	(See Note 7)	IEC60950/EN60950 UL/cUL 1950/60950
Material flammability		UL94V-0
Weight		34 g (1.3 oz)
MTBF	Telcordia SR-332	TBD hours

## **ENVIRONMENTAL SPECIFICATIONS**

Thermal performance	hermal performance Operating ambient,	
	temperature Non-operating	-40 °C to +125 °C

# DDR12 Series



DC-DC CONVERTERS | Tracking Dual Output

2

For the most current data and application support visit www.artesyn.com/powergroup/products.htm

**NEW Product** 

OUTPUT POWER (MAX.)	INPUT VOLTAGE	OVP	OUTPUT VOLTAGE	OUTPUT CURRENT (MIN.)	OUTPUT CURRENT (MAX)	EFFICIENCY (TYP.)	LOAD REGULATION	MODEL NUMBER <sup>(10,11)</sup>
69 W	10.8-13.2 Vdc	3.6 Vdc	2.32-2.75 Vdc	1.5 A	25 A	84%	±1.0%	DDR12-25D08-AJ
11 W	10.0-13.2 Vuc	1.8 Vdc	1.16-1.375 Vdc	0 A	8 A		See Tracking Spec.	

#### **Notes**

- Measured as per recommended set-up. Cin = 270 μF (20 mΩ ESR max, Cout = 3 x 560 μF (5 mΩ ESR max).
   Vin = 12 Vdc, Tc = 25 °C, bounded by min/max load specification with
- 2 Vin = 12 Vdc, Tc = 25 °C, bounded by min/max load specification with recommended system caps.
- 3 External input fusing is recommended.
- 4 Measured with external filter.
- 5 Start-up into resistive load.
- 6 Meets levels A and B conducted emissions with external components.
- 7 This product is only for inclusion by professional installers within other equipment and must not be operated as a stand alone product.
- 8 Large value ceramic capacitor located close to the input pins is recommended (TDK p/N C4532X7R1E106M).
- 9 Use of additional high quality ceramic output capacitors is recommended in the end system.
- 10 TSE RoHS 5/6 (non Pb-free) compliant versions may be available on special request, please contact your local sales representative for details.
   11 NOTICE: Some models do not support all options. Please contact your
- 11 NOTICE: Some models do not support all options. Please contact your local Artesyn representative or use the on-line model number search tool at http://www.artesyn.com/powergroup/products.htm to find a suitable alternative.

PIN CONNECTIONS				
PIN NO.	FUNCTION	PIN NO.	FUNCTION	
J1-1	Power Good	J2-5	Ground	
J1-2	Output Enable	J2-6	Ground	
J1-3	Ground	J2-7	Ground	
J1-4	Ground	J2-8	Ground	
J1-5	12 V Input	J2-9	V <sub>ddq</sub> Sense -	
J1-6	12 V Input	J2-10	V <sub>ddq</sub> Sense +	
J1-7	12 V Input	J2-11	V <sub>ddq</sub>	
J2-1	V <sub>tt</sub> Ref	J2-12	V <sub>ddq</sub>	
J2-2	V <sub>tt</sub>	J2-13	V <sub>ddq</sub>	
J2-3	V <sub>tt</sub>	J2-14	V <sub>ddq</sub>	
J2-4	Ground	J2-15	V <sub>ddq</sub>	

	PROTECTION			
	Short-circuit	V <sub>ddq</sub> V <sub>tt</sub>	Latching Latching	
	Overvoltage	V <sub>ddq</sub> V <sub>tt</sub>	Latching Latching	
	Overcurrent	V <sub>ddq</sub> V <sub>tt</sub>	Latching Fold-back	

CAUTION: Hazardous internal voltages and high temperatures. Ensure that unit is not user accessible.

# RECOMMENDED SYSTEM CAPACITANCE

Input capacitance	(See Note 8)	10 μF/3 m $\Omega$ ESR max.
Output capacitance	V <sub>ddq</sub>	1680 μF/5 m $\Omega$ ESR max.
(See Note 9)	V <sub>++</sub>	1680 μF/5 m $\Omega$ ESR max.

### **International Safety Standard Approvals**



UL/cUL CAN/CSA 22.2 UL 60950 File No. E139421



TÜV Product Service (EN60950) Certificate No. B 02 12 19870 206 CB report and certificate to IEC60950






DC-DC CONVERTERS

Tracking Dual Output

NEW Product

For the most current data and application support visit www.artesyn.com/powergroup/products.htm



Datasheet © Artesyn Technologies® 2005

The information and specifications contained in this datasheet are believed to be correct at time of publication. However, Artesyn Technologies accepts no responsibility for consequences arising from printing errors or inaccuracies. Specifications are subject to change without notice. No rights under any patent accompany the sale of any such product(s) or information contained herein.

Please consult our website for the following items: 

Application Note 

Longform Data Sheet

www.artesyn.com